

Specification Development,
Architecture Analysis and
System Level Design

RTL Coding,
IP Core Integration and
DFT

Functional Verification and
Formal Verification

FPGA Design,
Verification and
Prototyping

Logical and
Physical Implementation

Physical Verification,
Sign-off and
Tape-out

Packaging and
Test Plan
Development

PCB Design
