

CONFIGURABLE SYSTEM TICK TIMER

Name		Description
CC-SYSTICK-APB		Configurable System Tick Timer with APB Interface
Category	Type	Status
MCU Peripherals	SYSTICK	Silicon and FPGA Proven
Deliverables		
<ul style="list-style-type: none"> ◆ Unencrypted RTL code ◆ User manual ◆ Testbench 	<ul style="list-style-type: none"> ◆ C header file ◆ Support 	
Features		
<ul style="list-style-type: none"> ◆ AMBA APB3 bus ◆ Programmable system tick timer ◆ Configurable prescaler and period ◆ Configurable interrupts ◆ Stop in debug mode option 	<ul style="list-style-type: none"> ◆ Fully synthesizable synchronous design with positive edge clocking ◆ DFT ready ◆ Technology independent IP Core ◆ Flexible licensing scheme 	





Figure 1. Symbol.



Using clock_request pin for low power mode

Figure 2. Integration example.

Table 1. Pin description.

Pin name	Direction	Active	Description
PCLK	I	rising	Synchronous clock
PRESETn	I	low	Asynchronous reset
PSEL	I	high	APB peripheral select
PENABLE	I	high	APB bus enable
PADDR[4:2]	I	data	APB bus address
PWRITE	I	high	APB bus write
PWDATA[31:0]	I	data	APB bus write data
PREADY	O	high	APB bus ready
PRDATA[31:0]	O	data	APB bus read data
systick_interrupt	O	high	Systick interrupt
interrupt_MAPPING[15:1]	O	data	Interrupt mapping vector
debug_mode	I	high	Debug mode input
clock_request	O	high	Clock request signal

Table 2. Generic Parameters.

Generic name	Type	Range	Description
systick_width	integer	1:32	Systick counter width
prescaler_width	integer	1:32	Timer prescaler width
default_interrupt_MAPPING	integer	0:32767	Reset value of interrupt_MAPPING register

Table 3. Resource utilization.

Configuration	ASIC Gates [GE]
systick_width=24, prescaler_width=16	950