

# ADVANCED ENCRYPTION STANDARD

Name		Description
CC-AES-APB-AHB		Advanced Encryption Standard Core with APB Interface
Category	Type	Status
Cryptographic Cores	AES	Silicon and FPGA Proven
Deliverables		
<ul style="list-style-type: none"> <li>◆ Unencrypted RTL code</li> <li>◆ User manual</li> <li>◆ Testbench</li> </ul>	<ul style="list-style-type: none"> <li>◆ C header file</li> <li>◆ Support</li> </ul>	
Features		
<ul style="list-style-type: none"> <li>◆ AMBA APB3 bus</li> <li>◆ Encryption and/or decryption</li> <li>◆ ECB mode</li> <li>◆ 128 bit data block</li> <li>◆ Programmable 128, 192, 256 bit key length</li> </ul>	<ul style="list-style-type: none"> <li>◆ Fully synthesizable synchronous design with positive edge clocking</li> <li>◆ DFT ready</li> <li>◆ Technology independent IP Core</li> <li>◆ Flexible licensing scheme</li> </ul>	




Figure 1. Symbol.

Table 1. Throughput (including interface).

Key length	Throughput
128-bit	4.13 bits/cycle
192-bit	3.88 bits/cycle
256-bit	3.66 bits/cycle




Figure 2. Integration example. Using clock\_request pin for low power mode

Table 2. Pin description.

Pin name	Direction	Active	Description
PCLK	I	rising	Synchronous clock
PRESETn	I	low	Asynchronous reset
PSEL	I	high	APB peripheral select
PENABLE	I	high	APB bus enable
PADDR[6:2]	I	data	APB bus address
PWRITE	I	high	APB bus write
PWDATA[31:0]	I	data	APB bus write data
PREADY	O	high	APB bus ready
PRDATA[31:0]	O	data	APB bus read data
interrupt	O	high	AES interrupt
busy	O	high	AES busy

Table 3. Generic Parameters.

Generic name	Type	Range	Description
DECRYPTION_PATH	integer	0, 1	Configure AES core decryption support